Solid-phase nucleation process of amorphous Si(a-Si) at steps formed at SiO2 substrate surface has been investigated. Steps were formed by either isotropic or anisotropic wet chemical etching and a-Si films were deposited by vacuum evaporation. It has been found that nucleation sites can be controlled by changing the step shape and a-Si thickness. Grain growth up to about 3p from the step edge has been observed. n-channel MOSFET's which had steps at the source/drain edge were fabricated. They showed effective electron mobility of about 200cm2/V's, which is approximately one order higher than that obtained from MOSFET's fabricated in Si films f<rrmed by the conventional solid phase crystallization.
Introduction
Recently, Si thin film transistors(TFT's) are attracting a great deal of attention because they can be applied to such devices as liquid crystal display drivers, Ioad transistor in static random access memory cells and three dimensional integrated circuits. Required performances of TFT's for the applications include high carrier mobility and low source-to-drain leakage current. One promising approach to achieve these performances is to prepare In order to investigate the nucleation mechanism, we have carried out simulation of internal structure of deposited films based on the ballistic deposition model.2) Figure 3(a) shows a simulation result obtained for a substrate having a step inclined b5' {rom the surface normal. Discs(circles in the figure) were deposited along the surface normal. Migration distance from the arrival point was limited to twice of the disc diameter. This means that the substrate temperature is well below the melting point of the film material. We can see from this figure that the density of disc is low at the step compared to the flat region. Figure 3(b) shows variation of disc density with thickness at upper and lower hatf of the step. The density is higher at the upper half when the thickness is small. But this situation changes as the thickness increases. Comparison of this simulation result and the experimental result shown in Fig. 2 suggests that the nucleation is related to the internal stress of the film which is generated due to volume change upon annealing. The steps for nucleation control were formed by anisotropic etching at the source and drain edge of the MOSFET. Prior to MOSFET fabrication, postannealing was carried out at LL00"C for 60min in an N2 ambient. The gate oxide(100nm thick) was formed by thermal oxidation at 1050"C. Source 
